Static timing analysis - PDFSEARCH.IO - Document Search Engine

Static timing analysis
Results: 58

#	Item
31	SynaptiCAD Big Feature List SynaptiCAD was founded in 1992 to provide affordable high quality timing diagram editing tools. Since that time we have expanded our product line to include: VHDL & Verilog test bench generati Add to Reading List Source URL: www.syncad.com Language: English - Date: 2011-04-06 10:25:45 Verilog VHDL Waveform viewer Logic analyzer Field-programmable gate array Jitter Aldec Phase-locked loop Static timing analysis Electronic engineering Electronics Hardware description languages
32	Global Delay Optimization using Structural Choices Abstract This paper presents a fast global method for delay optimization after technology mapping. Timing analysis is used to identify timing-critical areas in the mappe Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2008-09-11 21:52:58 Digital electronics Electrical circuits Diagrams And-inverter graph Field-programmable gate array Static timing analysis Propagation delay Logic synthesis Retiming Electronic engineering Electronic design automation Formal methods
33	SmartOpt: An Industrial Strength Framework for Logic Synthesis Stephen Jang, Dennis Wu, Mark Jarvin Billy Chan, Kevin Chung Xilinx Inc. {sjang,wudenni,mjarvin,billy,kevinc}@xilinx.com Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2008-12-17 22:28:43 Digital electronics Integrated circuits Electronic design Field-programmable gate array Xilinx Logic synthesis Application-specific integrated circuit Placement Static timing analysis Electronic engineering Electronics Electronic design automation
34	Datasheet PrimeTime Golden Timing Signoff Solution and Environment Overview Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-02-18 15:15:31 Signal integrity Design closure Static timing analysis Timing closure Delay calculation Application-specific integrated circuit Design flow Clock distribution network Parasitic extraction Electronic engineering Electronic design automation Signoff
35	Recommended Design Practices Add to Reading List Source URL: www.altera.com Language: English - Date: 2014-06-19 13:37:56 Clock signal Digital electronics Electronic design Formal methods Clock gating Flip-flop Clock skew Static timing analysis Field-programmable gate array Electronic engineering Electronics Electromagnetism
36	Introduction to Quartus II Software Introduction to Quartus II Software The Altera® Quartus® II design software is a multiplatform design environment that easily adapts to your specific needs in all phases of FPGA an Add to Reading List Source URL: www.altera.com Language: English - Date: 2011-05-03 16:48:08 Digital electronics Integrated circuits Altera Quartus Logic synthesis Altera VHDL Field-programmable gate array Static timing analysis Logic simulation Electronic engineering Electronic design automation Electronic design
37	White Paper Boosting Designer Productivity by Using Look-ahead Constraint Analysis Technology August 2010 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:32:48 Electronic design Signoff Timing closure Debugging Integrated circuit design Application-specific integrated circuit Static timing analysis Design closure Electronic engineering Electronics Integrated circuits
38	Accelerating Monte Carlo based SSTA Using FPGA Jason Cong, Karthik Gururaj, Wei Jiang, Bin Liu, Kirill Minkovich, Bo Yuan and Yi Zou Computer Science Department, University of California, Los Angeles Los Angeles, CA 9009 Add to Reading List Source URL: cadlab.cs.ucla.edu Language: English - Date: 2010-02-11 21:54:56 Formal methods Electronic design automation Field-programmable gate array Statistical static timing analysis Static timing analysis Standard cell Application-specific integrated circuit Integrated circuit design Pattern matching Electronic engineering Electronics Integrated circuits
39	White Paper Static Timing Verification of Custom Blocks Using Synopsys’ NanoTime Tool ® Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:32:49 Electronic design Logic design Static timing analysis Logic simulation Signal integrity Design closure Timing closure Synopsys Flip-flop Electronic engineering Digital electronics Electronic design automation
40	Success Story Synopsys and STMicroelectronics TetraMAX Small Delay Defect ATPG Boosts Test Quality at STMicroelectronics Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:32:25 Synopsys Signoff Static timing analysis Electronic engineering Electronic design automation Automatic test pattern generation

UPDATE